

METHOD FOR TESTING AN INTEGRATED CIRCUIT
INCLUDING HARDWARE AND/OR SOFTWARE
PARTS HAVING A CONFIDENTIAL NATURE

The present invention relates to integrated circuits containing hardware and/or software parts having a confidential nature.

The manufacture of any integrated circuit usually involves a test procedure intended to check the proper working of its hardware circuits and the software which are often stored therein. When such hardware and/or software parts are confidential, this test procedure should not allow them to be divulged to unauthorised persons.

US Patent No. 5,039,850 discloses an integrated circuit of this type which itself contains its test sub-programme. It includes an EEPROM memory intended to contain secret data including for example an identification code for the integrated circuit and confidential data.

When a test procedure for this integrated circuit has to be implemented, it is first checked whether the secret code has already been stored. If this is not the case, the test sub-programme is executed on all the non confidential elements of the circuit. If, conversely, the secret code has already been stored, the tester has to send the same code and if there is a match between the latter and the stored code, the EEPROM memory is initialised and the confidential data become available to be exploited by the integrated circuit. This means that the data remain confidential as regards the tester, since a test can only be effected if the secret code has not yet been stored. However, this also means that no test can be applied to these confidential data.

It will thus be understood that the process known from this prior art is only directed towards the case in which the test is always effected before the confidential data are entered into the integrated circuit.

The object of the present invention is to provide a test method for integrated circuits in which a test can be executed on the confidential parts contained in the circuit without the contents of these parts becoming accessible to an unauthorised person.

The invention thus concerns a test method for an integrated circuit containing elements having a confidential nature using a tester, having the features defined in claim 1.

As a result of these features, the tester can have access to the elements of a confidential nature to test them, but it only manages to generate a password having a predetermined relation with the password generated in the integrated circuit. Access to the protected elements is thus perfectly preserved.

The invention also concerns an integrated circuit exhibiting the features of claim 7.

The invention also concerns a tester exhibiting the features of claim 11.

Other peculiarities of the invention result from the dependent claims.

5 Other features and advantages of the invention will appear during the following description, given solely by way of example and made with reference to the annexed drawings, in which:

- Figure 1 is a simplified diagram of an integrated circuit CI having parts of a confidential nature, connected to a tester while the method of the invention is
10 implemented;

- Figure 2 shows a portion of the tester to illustrate a variant of the invention.

Figure 1 shows an integrated circuit CI to be tested as well as a tester T. When tester T is connected to circuit CI or to another integrated circuit of the same structure, the assembly allows the preferred embodiment of the invention to be implemented.

15 Integrated circuit CI includes a section 1 including hardware and/or software parts having a confidential nature and to which access is restricted. These may be for example ROM and/or RAM memories containing confidential data such as algorithms, programmes, data, or test procedures for this confidential section. An EEPROM memory in which calibrating parameters for reference electronic modules associated
20 with corresponding signatures, cipher keys, test signatures, etc. may also form part of this confidential part. It may also be hardware parts of the circuit, like reference modules such as an oscillator or a voltage regulator for example. Those skilled in the art will understand that the confidential data or the hardware parts to be protected may be of any nature, the invention solely concerning an authentication process allowing
25 confidential section 1 of circuit CI to be tested.

The confidential section or confidential parts 1 are accessible for testing via a barrier 2 providing conditional access to parts 1. This barrier 2 may be made in the form of two multiplexers Mux 1 and Mux 2 connected between an input interface 3 of circuit CI and confidential section 1. Multiplexer Mux 2 may be controlled so as to
30 authorise the passage of test data from interface 3 via a connection 3a only if a control signal is supplied by a comparator 4 over a connection 4a.

Connection 4a is connected to the output of comparator 4 whose inputs are respectively connected to connections 4b and 4c, the latter being connected to interface 3.

35 Circuit CI also includes a cipher unit 5 in which a first password $G_K(\text{RNG})\text{-C}$ can be calculated using a cipher algorithm. The latter works with a random number RNG-C generated in a random number generator 6 and with a cipher key k stored in a

The latter is also connected via a password output 8 to a password register 9 to receive the first password GK(RNG)-C which is also connected to connection 4b towards comparator 4.

Random number generator 6 is also connected to an output interface 10 of circuit CI.

Tester T also includes a cipher unit 12 connected to input interface 11 to receive therefrom the random number RNG-C generated in integrated circuit CI. This cipher unit 12 is arranged to effect ciphering using an identical algorithm to that with which cipher unit 5 of circuit CI works. Ciphering in tester T is effected using a cipher key k arranged in a section 13 of an EEPROM memory of tester T. This key k is the same as that contained in EEPROM memory section 7 of integrated circuit CI.

Tester T also includes an output interface 14 connected to the output of ciphering unit 12, so that the password which is calculated therein can be routed towards integrated circuit CI.

Interfaces 3, 10, 11 and 14 are, in a known manner, "status machines" which, using the respective inner clocks of circuit CI and tester T, control the data routing transmission and reception protocols between the two components CI and T.

Multiplexer Mux 1 connected in series upstream of multiplexer Mux 2 with respect to tester T, is connected to interface 3 to route the data necessary for authentication towards the parts of the circuit concerned such as EEPROM memory section 7 and cipher unit 5 (for simplification purposes the corresponding connections have not been shown).

The essential steps of the test procedure of integrated circuit CI occur in the following manner.

Random number RNG-C is also sent to tester T by being routed by interfaces 10 and 11 to be applied to processing unit 12 in which a calculation is also effected using the same cipher algorithm, from the cipher key k extracted from memory section 13 and from the random number RNG-C received. This ciphering processing will end with the generation of a second password $G_K(\text{RNG})\text{-T}$. This latter is routed to integrated circuit CI via interfaces 14 and 3 then applied to comparator 4.

If there is a match between the two passwords applied to comparator 4, this will mean that authentication of tester T has succeeded and that the latter is thus able to have access to confidential parts 1. Multiplexer Mux 2 is controlled by the signal relayed over connection 4a via which the path leading from tester T to confidential parts 1 of integrated circuit CI via connection 3a, is open. Tester T can then perform the required test operations via test unit 15 to check that confidential parts 1 of integrated circuit CI are operating properly and if this is the case, validate the circuit in question. In the absence of a match, access to confidential parts 1 will remain prohibited to tester T.

This third password $F_K(\text{RNG})\text{-C}$ is sent to tester T following random number RNG-C after initialisation of the authentication procedure, through interfaces 10 and

11. Processing unit 12 of tester T then also has to calculate a fourth password $F_K(\text{RNG})\text{-T}$ which is applied to a comparator 17 forming part of tester T, this comparator being connected on the one hand to interface 11 from which it receives the third password $F_K(\text{RNG})\text{-C}$ calculated in integrated circuit CI and on the other hand to processing unit 12 to receive therefrom the fourth password $F_K(\text{RNG})\text{-T}$ which is calculated therein.

It is only when comparator 17 observes a match between the third and fourth passwords $F_K(\text{RNG})\text{-C}$ and $F_K(\text{RNG})\text{-T}$ that it sends a signal to processing unit 12 authorising calculation of the second password $G_K(\text{RNG})\text{-T}$. For this purpose, comparator 17 is connected via its output to this processing unit 12.

The functions $F_K(\text{RNG})\text{-C}$ and $F_K(\text{RNG})\text{-T}$ allow integrated circuit CI to be authenticated, while functions $G_K(\text{RNG})\text{-C}$ and $G_K(\text{RNG})\text{-T}$ allow the tester to be authenticated. This latter part constitutes the important part of the object of the invention, for the purpose of prohibiting an unauthorised tester from having access to the confidential parts of the integrated circuit.

According to another variant of the invention which is similar to the variant which has just been described and which is shown in Figure 2, the third password $F_K(\text{RNG})\text{-C}$ is also calculated in integrated circuit CI as previously described and routed to tester T via interfaces 10 and 11. In this case, this third password is applied to processing unit 12 which is then arranged to effect a calculation on this password using the reverse algorithm to that used for calculating the fourth password $F_K(\text{RNG})\text{-T}$. The result of this calculation will be a random number RNG-T which is applied to a comparator 17'. The latter is thus connected by one of its inputs to processing unit 12, its other input being connected to interface 11 to receive RNG-C. The output of comparator 17' is connected to processing unit 12 to send it a signal authorising calculation of the second password $G_K(\text{RNG})\text{-T}$ only if comparator 17' observes a match between random numbers RNG-C and RNG-T applied to its inputs. This calculation authorisation signal then allows calculation of the second password $G_K(\text{RNG})\text{-T}$ in processing unit 12 to start.

Preferably, during manufacturing of integrated circuit CI, the bits of EEPROM memory section 7 intended to store cipher key k are all brought to a predetermined value (for example all the bits are exclusively formed of bits of level 0 or exclusively of bits of level 1). Introduction of the cipher key in this memory section 7 is effected in a phase prior to the tests during which a coherence check is effected via a code redundancy check unit 18 included in EEPROM memory section 7. Tester T effects this operation which, initially, ends with a failure because the initial values of the key storage bits and that of the key sent which as a rule is different. Upon observing that

the key has not yet been registered, tester T introduces one into EEPROM memory section 7 after which the corresponding location of EEPROM memory section 7 is read/write blocked. The test procedure described hereinabove can then begin and proceed as described hereinabove.

- 5 It is to be noted that the passwords calculated in the integrated circuit and the tester and subjected to the respective comparisons do not necessarily have to be identical. They need only have a predetermined relationship with each other which will be checked during these comparisons. The term " match " should thus be understood in a broad sense.

0976463 041804
"08T0" 28979250